



US 20140055325A1

(19) **United States**
(12) **Patent Application Publication**
Qi et al.

(10) **Pub. No.: US 2014/0055325 A1**
(43) **Pub. Date: Feb. 27, 2014**

(54) **PIXEL UNIT DRIVING CIRCUIT AND METHOD THEREOF, PIXEL UNIT AND DISPLAY APPARATUS**

(52) **U.S. Cl.**
CPC *G09G 3/3258* (2013.01); *H05B 33/0896* (2013.01)

USPC **345/76; 315/227 R**

(71) Applicants: **CHEGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.**, Chengdu (SC) (CN); **BOE TECHNOLOGY GROUP CO., LTD.**, Beijing (CN)

(57) **ABSTRACT**

(72) Inventors: **Xiaojing Qi**, Beijing (CN); **Haigang Qing**, Beijing (CN); **Tianma Li**, Beijing (CN)

A pixel unit driving circuit and a method thereof, a pixel unit and a display apparatus can improve uniformity in the brightness of an OLED panel. The pixel unit driving circuit comprises a driving thin film transistor (DTFT), a matching thin film transistor (MTFT), a signal-erasing thin film transistor (ETFT), a charging control unit (31), a driving control unit (32) and a storage capacitor (Cs). A gate of the driving thin film transistor (DTFT) is connected with a first end of the storage capacitor (Cs) and is connected with a driving power supply (VDD) via the charging control unit (32), a source thereof is connected with a driving power supply (VSS), and a drain thereof is connected with the OLED. A gate and drain of the signal-erasing thin film transistor (ETFT) is connected with the second end of the storage capacitor (Cs), a source of the signal-erasing thin film transistor (ETFT) is connected with the gate and the drain of the matching thin film transistor, and is connected with the data line via the charging control unit (31). A source of the matching thin film transistor (MTFT) is connected with a second end of the storage capacitor (Cs).

(21) Appl. No.: **13/993,637**

(22) PCT Filed: **Dec. 6, 2012**

(86) PCT No.: **PCT/CN2012/086019**


§ 371 (c)(1),
(2), (4) Date: **Jun. 12, 2013**

(30) **Foreign Application Priority Data**

Feb. 21, 2012 (CN) 201210041261.9

Publication Classification

(51) **Int. Cl.**
G09G 3/32 (2006.01)
H05B 33/08 (2006.01)






Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9A




Fig.9B




Fig.9C




Fig.10




Fig.11

**PIXEL UNIT DRIVING CIRCUIT AND
METHOD THEREOF, PIXEL UNIT AND
DISPLAY APPARATUS**

TECHNICAL FIELD

[0001] The present disclosure relates to a field of liquid crystal displaying, and in particular, to a pixel unit driving circuit and a method thereof, a pixel unit and a display apparatus.

BACKGROUND

[0002] An Active Matrix Organic Light Emitting Diode (AMOLED) may emit light because it is driven by a current generated when a driving TFT is in a saturation state. Different critical voltages would generate different driving currents when a same gray scale voltage is input, and this leads to an inconsistency in the currents. A uniformity in threshold voltages (V_{th}) of transistors during a process of Low-Temperature PolySilicon is very poor, and the V_{th} may further drift, and thus the uniformity in a conventional 2T1C pixel unit driving circuit is always poor.

[0003] The conventional 2T1C pixel unit driving circuit is as illustrated in FIG. 1, and this circuit only comprises two TFTs wherein a T1 functions as a switch and a DTFT is used for driving the pixel. Operations of the conventional 2T1C pixel unit driving circuit is also simple, and a control timing of the 2T1C pixel unit driving circuit is illustrated in FIG. 2. T1 is turned on when a scan level V_{scan} on a scan line Scan is low, and a gray scale voltage V_{data} on a data line Data charges a capacitor C, while the T1 is turned off when the scan level V_{scan} is high, and the capacitor C is used for holding the gray scale voltage. Because VDD (an output voltage at a high level output terminal of a driving power supply) is high, the DTFT is in the saturation state, and a driving current of the OLED is $I = K(V_{sg} - |V_{th}|)^2 = K(VDD - V_{data} - |V_{th}|)^2$, wherein V_{data} is a data voltage output from the data line Data, K is a constant related to a size of the transistor and a mobility of carriers, and the K would be determined once the size of the TFT and manufacture process are determined. The formula for the driving current in the 2T1C circuit comprises the V_{th} , therefore in such a driving scheme, brightness at different positions on a panel varies and the uniformity in the brightness is poor, and the reasons are in that, as described previously, the V_{th} s of the TFTs at different positions on the panel would vary largely even if the TFTs are manufactured with the same process parameters, since a process of the LTPS is imperfect, such that the driving currents of the OLED under a same gray scale voltage vary.

SUMMARY

[0004] The present disclosure provides a pixel unit driving circuit and a method thereof, a pixel unit and a display apparatus, in order to improve uniformity in a brightness of an OLED panel.

[0005] According to an aspect, the present disclosure provides a pixel unit driving circuit for driving an OLED, comprising a driving thin film transistor, a matching thin film transistor, a signal-erasing thin film transistor, a charging control unit, a driving control unit and a storage capacitor, wherein:

[0006] a gate of the driving thin film transistor is connected with a first end of the storage capacitor and is connected with a low level output terminal of a driving power supply via the

charging control unit, a source thereof is connected with the low level output terminal of the driving power supply, and a drain thereof is connected with a cathode of the OLED;

[0007] a gate and a drain of the matching thin film transistor are connected with a data line via the charging control unit, and a source thereof is connected with a second end of the storage capacitor;

[0008] a gate and a drain of the signal-erasing thin film transistor are connected with the second end of the storage capacitor;

[0009] a source of the signal-erasing thin film transistor is connected with the gate and the drain of the matching thin film transistor, and is connected with the data line via the charging control unit;

[0010] the second end of the storage capacitor is connected with a high level output terminal of the driving power supply via the driving control unit; and

[0011] the driving thin film transistor, the matching thin film transistor and the signal-erasing thin film transistor are n-type TFTs.

[0012] According to an embodiment of the present disclosure, the charging control unit comprises a first thin film transistor and a second thin film transistor, and the driving control unit comprises a third thin film transistor;

[0013] the gate and the drain of the matching thin film transistor, the source of the signal-erasing thin film transistor are connected with the data line via the first thin film transistor;

[0014] the gate of the driving thin film transistor is connected with the low level output terminal of the driving power supply via the second thin film transistor; and

[0015] the second end of the storage capacitor is connected with the high level output terminal of the driving power supply via the third thin film transistor.

[0016] According to one embodiment of the present disclosure, the first thin film transistor, the second thin film transistor and the third thin film transistor are n-type TFTs;

[0017] a gate of the first thin film transistor is connected with a first control line, a drain thereof is connected with the data line;

[0018] a source of the first thin film transistor is connected with the gate and the drain of the matching thin film transistor, and the source of the signal-erasing thin film transistor, respectively;

[0019] a gate of the second thin film transistor is connected with the first control line, a source thereof is connected with the low level output terminal of the driving power supply, and a drain thereof is connected with the gate of the driving thin film transistor;

[0020] a gate of the third thin film transistor is connected with a second control line, a source thereof is connected with the second end of the storage capacitor, and a drain thereof is connected with the high level output terminal of the driving power supply.

[0021] According to another aspect, the present disclosure further provides a pixel unit driving method applied to the pixel unit driving circuit described above, comprising:

[0022] controlling the charging control unit so that the signal-erasing thin film transistor is turned on and the storage capacitor discharges the data line through the signal-erasing thin film transistor until the voltage at the second end of the storage capacitor drops so as to turn off the signal-erasing thin film transistor, and controlling the charging control unit so

that the gate of the driving thin film transistor is pulled-down to the voltage VSS output from the low level output terminal of the driving power supply;

[0023] controlling the charging control unit, so that the matching thin film transistor is turned on and a data voltage Vdata output from the data line charges the storage capacitor until the voltage at the second end of the storage capacitor rises to be equal to a voltage difference $V_{data} - V_{thm}$ between the data voltage and a threshold voltage of the matching thin film transistor;

[0024] controlling the driving control unit so that the voltage at the second end of the storage capacitor is pulled-up to a voltage VDD output from the high level output terminal of the driving power supply, and controlling the charging control unit so that the gate of the driving thin film transistor is in a float state so as to turn on the driving thin film transistor.

[0025] According to a still aspect, the present disclosure further provides a pixel unit comprising a OLED and the pixel unit driving circuit described above, a cathode of the OLED is connected with a drain of a driving thin film transistor in the pixel unit driving circuit, and an anode of the OLED is connected with the high level output terminal of the driving power supply.

[0026] According to a further aspect, the present disclosure further provides a display apparatus comprising the pixel unit described above.

[0027] According to another aspect, the present disclosure further provides a pixel unit driving circuit for driving an OLED, comprising a driving thin film transistor, a matching thin film transistor, a signal-erasing thin film transistor, a charging control unit, a driving control unit and a storage capacitor, wherein:

[0028] a gate of the driving thin film transistor is connected with a first end of the storage capacitor and is connected with a high level output terminal of a driving power supply via the charging control unit, a source thereof is connected with the high level output terminal of the driving power supply, and a drain thereof is connected with an anode of the OLED;

[0029] a gate and a source of the matching thin film transistor are connected with a data line via the charging control unit, and a drain thereof is connected with a second end of the storage capacitor;

[0030] a gate and a source of the signal-erasing thin film transistor are connected with the second end of the storage capacitor;

[0031] a drain of the signal-erasing thin film transistor is connected with the gate and the source of the matching thin film transistor, and is connected with the data line via the charging control unit;

[0032] the second end of the storage capacitor is connected with a low level output terminal of the driving power supply via the driving control unit;

[0033] the driving thin film transistor, the matching thin film transistor and the signal-erasing thin film transistor are p-type TFTs.

[0034] According to an embodiment of the present disclosure, the charging control unit comprises a first thin film transistor and a second thin film transistor, and the driving control unit comprises a third thin film transistor;

[0035] the gate and the source of the matching thin film transistor, the drain of the signal-erasing thin film transistor are connected with the data line via the first thin film transistor;

[0036] the gate of the driving thin film transistor is connected with the high level output terminal of the driving power supply via the second thin film transistor;

[0037] the second end of the storage capacitor is connected with the low level output terminal of the driving power supply via the third thin film transistor.

[0038] According to one embodiment of the present disclosure, the first thin film transistor, the second thin film transistor and the third thin film transistor are p-type TFTs;

[0039] a gate of the first thin film transistor is connected with a first control line, and a source thereof is connected with the data line;

[0040] a drain of the first thin film transistor is connected with the gate and the source of the matching thin film transistor, and the drain of the signal-erasing thin film transistor, respectively;

[0041] a gate of the second thin film transistor is connected with the first control line, a source thereof is connected with the high level output terminal of the driving power supply, and a drain thereof is connected with the gate of the driving thin film transistor;

[0042] a gate of the third thin film transistor is connected with a second control line, a source thereof is connected with the second end of the storage capacitor, and a drain thereof is connected with the low level output terminal of the driving power supply.

[0043] According to another aspect, the present disclosure further provides a pixel unit driving method applied to the pixel unit driving circuit described above, comprising:

[0044] controlling the charging control unit so that the signal-erasing thin film transistor is turned on and the data line charges the storage capacitor through the signal-erasing thin film transistor until a voltage at a second end of the storage capacitor rises so as to turn off the signal-erasing thin film transistor, and controlling the charging control unit so that a gate of the driving thin film transistor is pulled-up to the voltage VDD output from a high level output terminal of the driving power supply;

[0045] controlling the driving control unit, so that the matching thin film transistor is turned on and the storage capacitor discharges the data line through the matching thin film transistor until the voltage at the second end of the storage capacitor drops to be equal to a voltage sum $V_{data} + |V_{thm}|$ of the data voltage output from the data line and a threshold voltage of the matching thin film transistor;

[0046] controlling the driving control unit so that the voltage at the second end of the storage capacitor is pulled-down to a voltage VSS output from the low level output terminal of the driving power supply, and controlling the charging control unit so that the gate of the driving thin film transistor is in a float state so as to turn on the driving thin film transistor.

[0047] The present disclosure further provides a pixel unit comprising an OLED and the pixel unit driving circuit described above, an anode of the OLED is connected with a drain of the driving thin film transistor in the pixel unit driving circuit, and a cathode of the OLED is connected with the low level output terminal of the driving power supply.

[0048] The present disclosure further provides a display apparatus comprising the pixel unit described above.

[0049] As compared with the prior art, the pixel unit driving circuit and method thereof, the pixel unit and the display apparatus of the present disclosure may compensate a critical voltage of the OLED driving transistor with a principle that electrical properties of two TFTs designed similarly in a same

pixel match to each other, and improve the non-uniformity in the brightness of an OLED panel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0050] FIG. 1 is a circuit diagram of a conventional 2T1C pixel unit driving circuit;

[0051] FIG. 2 is a control timing diagram of the conventional 2T1C pixel unit driving circuit;

[0052] FIG. 3 is a circuit diagram of a pixel unit driving circuit according to a first embodiment of the present disclosure;

[0053] FIG. 4 is a circuit diagram of a pixel unit driving circuit according to a second embodiment of the present disclosure;

[0054] FIG. 5 is a circuit diagram of a pixel unit driving circuit according to a third embodiment of the present disclosure;

[0055] FIG. 6 is a circuit diagram of a pixel unit driving circuit according to a fourth embodiment of the present disclosure;

[0056] FIG. 7 is a circuit diagram of a pixel unit driving circuit according to a fifth embodiment of the present disclosure;

[0057] FIG. 8 is a circuit diagram of a pixel unit driving circuit according to a sixth embodiment of the present disclosure;

[0058] FIG. 9A is an equivalent circuit diagram of the pixel unit driving circuit according to the third embodiment of the present disclosure when it operates during a first period of time;

[0059] FIG. 9B is an equivalent circuit diagram of the pixel unit driving circuit according to the third embodiment of the present disclosure when it operates during a second period of time;

[0060] FIG. 9C is an equivalent circuit diagram of the pixel unit driving circuit according to the third embodiment of the present disclosure when it operates during a third period of time;

[0061] FIG. 10 is a timing diagram illustrating a first control signal S1, a signal output from a data line Data and a second control signal S2 when the pixel unit driving circuit according to the third embodiment of the present disclosure operates; and

[0062] FIG. 11 is a timing diagram illustrating a first control signal S1, a signal output from a data line Data and a second control signal S2 when the pixel unit driving circuit according to the sixth embodiment of the present disclosure operates.

DETAILED DESCRIPTION

[0063] As illustrated in FIG. 3, a pixel unit driving circuit according to a first embodiment of the present disclosure for driving an OLED comprises a driving thin film transistor DTFT, a matching thin film transistor MTFT, a signal-erasing thin film transistor ETFT, a charging control unit 31, a driving control unit 32 and a storage capacitor Cs, wherein:

[0064] a gate of the driving thin film transistor DTFT is connected with a first end of the storage capacitor Cs and is further connected with a low level output terminal of a driving power supply via the charging control unit 31,

[0065] a source of the driving thin film transistor DTFT is connected with the low level output terminal of the driving power supply, and a drain thereof is connected with a cathode of the OLED;

[0066] a gate and a drain of the matching thin film transistor MTFT are connected with a data line Data via the charging control unit 31, and a source thereof is connected with a second end of the storage capacitor Cs;

[0067] a gate and a drain of the signal-erasing thin film transistor ETFT are connected with the second end of the storage capacitor Cs;

[0068] a source of the signal-erasing thin film transistor ETFT is connected with the gate and the drain of the matching thin film transistor MTFT, and is connected with the data line Data via the charging control unit 31;

[0069] the second end of the storage capacitor Cs is connected with a high level output terminal of the driving power supply via the driving control unit 32;

[0070] an anode of the OLED is connected with the high level output terminal of the driving power supply;

[0071] the driving thin film transistor DTFT, the matching thin film transistor MTFT and the signal-erasing thin film transistor ETFT are n-type TFTs; an output voltage at the high level output terminal of the driving power supply is VDD, and an output voltage at the low level output terminal of the driving power supply is VSS.

[0072] FIG. 4 is a circuit diagram of a pixel unit driving circuit according to a second embodiment of the present disclosure. The pixel unit driving circuit according to the second embodiment of the present disclosure is based on the pixel unit driving circuit according to the first embodiment of the present disclosure.

[0073] In the pixel unit driving circuit according to the second embodiment of the present disclosure, the charging control unit 31 comprises a first thin film transistor T1 and a second thin film transistor T2, and the driving control unit 32 comprises a third thin film transistor T3;

[0074] the gate and the drain of the matching thin film transistor MTFT, the source of the signal-erasing thin film transistor ETFT are connected with the data line Data via the first thin film transistor T1;

[0075] the gate of the driving thin film transistor DTFT is connected with the low level output terminal of the driving power supply via the second thin film transistor T2;

[0076] the second end of the storage capacitor Cs is connected with the high level output terminal of the driving power supply via the third thin film transistor T3.

[0077] FIG. 5 is a circuit diagram of a pixel unit driving circuit according to a third embodiment of the present disclosure. The pixel unit driving circuit according to the third embodiment of the present disclosure is based on the pixel unit driving circuit according to the second embodiment of the present disclosure.

[0078] In the pixel unit driving circuit according to the third embodiment of the present disclosure, the first thin film transistor T1, the second thin film transistor T2 and the third thin film transistor T3 are n-type TFTs;

[0079] a gate of the first thin film transistor T1 is connected with a first control line for outputting a first control signal S1, and a drain thereof is connected with the data line Data;

[0080] a source of the first thin film transistor T1 is connected with the gate and the drain of the matching thin film transistor MTFT, and the source of the signal-erasing thin film transistor ETFT, respectively;

[0081] a gate of the second thin film transistor T2 is connected with the first control line, a source thereof is connected with the low level output terminal of the driving power supply, a drain thereof is connected with the gate of the driving thin film transistor DTFT;

[0082] a gate of the third thin film transistor T3 is connected with a second control line for outputting a second control signal S2, a source thereof is connected with the second end of the storage capacitor Cs, and a drain thereof is connected with the high level output terminal of the driving power supply.

[0083] FIG. 6 illustrates a pixel unit driving circuit according to a fourth embodiment of the present disclosure, which is used for driving an OLED and comprises a driving thin film transistor DTFT, a matching thin film transistor MTFT, a signal-erasing thin film transistor ETFT, a charging control unit 61, a driving control unit 62 and a storage capacitor Cs, wherein:

[0084] a gate of the driving thin film transistor DTFT is connected with a first end of the storage capacitor Cs and is further connected with a high level output terminal of a driving power supply via the charging control unit 61;

[0085] a source of the driving thin film transistor DTFT is connected with the high level output terminal of the driving power supply, a drain thereof is connected with an anode of the OLED;

[0086] a gate and a source of the matching thin film transistor MTFT are connected with a data line Data via the charging control unit 61, and a drain thereof is connected with a second end of the storage capacitor Cs;

[0087] a gate and a source of the signal-erasing thin film transistor ETFT are connected with the second end of the storage capacitor Cs;

[0088] a drain of the signal-erasing thin film transistor ETFT is connected with the gate and the source of the matching thin film transistor MTFT, and is connected with the data line Data via the charging control unit 61;

[0089] the second end of the storage capacitor Cs is connected with a low level output terminal of the driving power supply via the driving control unit 62;

[0090] a cathode of the OLED is connected with the low level output terminal of the driving power supply;

[0091] the driving thin film transistor DTFT, the matching thin film transistor MTFT and the signal-erasing thin film transistor ETFT are p-type TFTs;

[0092] an output voltage at the high level output terminal of the driving power supply is VDD, and an output voltage at the low level output terminal of the driving power supply is VSS.

[0093] As illustrated in FIG. 7, in the pixel unit driving circuit according to a fifth embodiment of the present disclosure, the charging control unit 61 comprises a first thin film transistor T1 and a second thin film transistor T2, and the driving control unit comprises a third thin film transistor T3;

[0094] the gate and the source of the matching thin film transistor MTFT, the drain of the signal-erasing thin film transistor ETFT are connected with the data line Data via the first thin film transistor T1;

[0095] the gate of the driving thin film transistor DTFT is connected with the high level output terminal of the driving power supply via the second thin film transistor T2;

[0096] the second end of the storage capacitor Cs is connected with the low level output terminal of the driving power supply via the third thin film transistor T3.

[0097] As illustrated in FIG. 8, in the pixel unit driving circuit according to a sixth embodiment of the present disclosure, the first thin film transistor T1, the second thin film transistor T2 and the third thin film transistor T3 are p-type TFTs;

[0098] a gate of the first thin film transistor T1 is connected with a first control line for outputting a first control signal S1, and a source thereof is connected with the data line Data;

[0099] a drain of the first thin film transistor T1 is connected with the gate and the source of the matching thin film transistor MTFT, and the drain of the signal-erasing thin film transistor ETFT, respectively;

[0100] a gate of the second thin film transistor T2 is connected with the first control line, a source thereof is connected with the high level output terminal of the driving power supply, and a drain thereof is connected with the gate of the driving thin film transistor DTFT;

[0101] a gate of the third thin film transistor T3 is connected with a second control line for outputting a second control signal S2, a source thereof is connected with the second end of the storage capacitor Cs, and a drain thereof is connected with the low level output terminal of the driving power supply.

[0102] Below will explain an operation process of the pixel unit driving circuit according to the third embodiment of the present disclosure.

[0103] FIG. 10 is a timing diagram illustrating a first control signal S1, a signal output from a data line Data and a second control signal S2 when the pixel unit driving circuit according to the third embodiment of the present disclosure operates, wherein A, B and C refer to a first period of time, a second period of time and a third period of time, respectively.

[0104] FIG. 10 illustrates that the pixel unit driving circuit according to the third embodiment of the present disclosure operates.

[0105] During the first period of time, that is, an initialization stage, as illustrated in FIG. 9A, both of the T1 and T2 are turned on, T3 is turned off, and the data line Data inputs a very low voltage Vd1 since the T1 is turned on; the ETFT is turned on as the ETFT is connected as a diode and a previous signal voltage is much greater than the Vd1. At this time, since the T2 is turned on, the gate of the DTFT is pulled-down to VSS and thus the DTFT is turned off; since the ETFT is turned on, the storage capacitor Cs discharges the data line Data through the ETFT so as to erase signals of a previous frame until a potential Vp at a P point (that is, a node connected with the second end of the storage capacitor Cs) is $Vd1 + V_{th}$, then the ETFT is turned off.

[0106] Next, during the second period of time, as illustrated in FIG. 9B, both of the T1 and T2 are turned on, T3 is turned off. The DTFT is turned off since the gate thereof is pulled down, and thus is in a non-operation state; the voltage output from the data line Data jumps to Vdata from Vd1, therefore the MTFT is turned on since Vdata is much greater than Vd1, and the data voltage Vdata output from the data line Data charges the storage capacitor Cs until the potential at the P point rises to $Vdata - V_{th}$, thus $V_c = V_g - V_p = VSS - (Vdata - V_{th})$ at this time.

[0107] During the third period of time, as illustrated in FIG. 9C, both of the T1 and T2 are turned off, the T3 is turned on. The T2 is turned off since the potential at the P point jumps to VDD from $Vdata - V_{th}$, and the gate of the DTFT is in the float state, so that a potential Vg at a G point (that is, a node connected with the gate of the DTFT and the first end of the

storage capacitor C_s) jumps $V_g = V_{SS} - (V_{data} - V_{thm}) + V_{DD}$, and at this time, $V_{gs} = V_g - V_{SS} = V_{SS} - (V_{data} - V_{thm}) + V_{DD} - V_{SS} = V_{DD} - (V_{data} - V_{thm})$; the DTFT operates, so a current flowing through the DTFT is $I = K(V_{gs} - V_{thd})^2 = K(V_{DD} - (V_{data} - V_{thm}) - V_{thd})^2 = K(V_{DD} - V_{data})^2$, wherein $V_{thm} = V_{thd}$; then the OLED starts to emit light until a next frame.

[0108] V_{thm} is a threshold voltage of the MTFT, V_{gs} is a gate-source voltage of the DTFT, V_{thd} is a threshold voltage of the DTFT, V_{the} is a threshold voltage of the ETFT, V_{data} is a data voltage, V_{DD} is an output voltage at the high level output terminal of the driving power supply, and V_{SS} is an output voltage at the low level output terminal of the driving power supply.

[0109] It can be seen that the current I flowing through the DTFT is independent of the threshold voltage V_{th} of the DTFT, thus a uniformity in the current may be improved and in turn a uniformity in brightness may be acquired.

[0110] FIG. 11 is a timing diagram illustrating a first control signal S1, a signal output from a data line Data and a second control signal S2 when the pixel unit driving circuit according to the sixth embodiment of the present disclosure operates, wherein A, B and C refer to a first period of time, a second period of time and a third period of time, respectively.

[0111] FIG. 11 illustrates that the pixel unit driving circuit according to the six embodiment of the present disclosure operates.

[0112] During the first period of time, both of the T1 and T2 are turned on, T3 is turned off, the gate of the DTFT is pulled to VDD and thus the DTFT is turned off; at this time, the voltage on the data line is V_{dh} which is a voltage being higher than all of V_{data} , the ETFT is turned on since the ETFT is connected as a diode, and the potential V_p at the P point is charged to $V_{dh} - |V_{thel}|$, then the ETFT is turned off.

[0113] During the second period of time, both of the T1 and T2 are turned on, T3 is turned off. The voltage on the data line jumps to V_{data} from V_{dh} , therefore the MTFT is turned on, since V_{data} is much lower than V_{dh} , which renders the MTFT is connected as a diode. The P point discharges the data line through the MTFT until the potential at the P point drops to $V_{data} + |V_{thm}|$, the MTFT is turned off at this time.

[0114] During the third period of time, both of the T1 and T2 are turned off, the T3 is turned on. The gate of the DTFT is in the float state and the potential at the P point jumps to VSS from $V_{data} + |V_{thm}|$, therefore the potential V_g at the G point also jumps to $V_g = V_{DD} + V_{SS} - (V_{data} + |V_{thm}|)$, and a voltage difference between the source and the gate of the DTFT is $V_{sg} = V_{DD} - V_g = V_{data} + |V_{thm}| - V_{SS}$; the current flowing through the DTFT is $I = K(V_{sg} - |V_{thd}|)^2 = (V_{data} + |V_{thm}| - V_{SS} - |V_{thd}|)^2 = (V_{data} - V_{SS})^2$, wherein $V_{thm} = V_{thd}$; then the OLED starts to emit light until a next frame.

[0115] Wherein V_{thm} is a threshold voltage of the MTFT, V_{sg} is a voltage difference between the source and the gate of the DTFT, V_{thd} is a threshold voltage of the DTFT, V_{the} is a threshold voltage of the ETFT, V_{data} is a data voltage, V_{DD} is an output voltage at the high level output terminal of the driving power supply, and V_{SS} is an output voltage at the low level output terminal of the driving power supply.

[0116] A greatest advantage of the pixel unit driving circuit according to the present disclosure is to compensate a critical voltage of the OLED driving transistor with a principle that electrical properties of two TFTs designed similarly in a same pixel match to each other. In particularity, the two TFTs

designed similarly inside the same pixel have a very identical process environment because they are located very closely, even if the current process conditions are imperfect, and thus variance in their electrical properties caused by the processes is very small and may be neglected, that is, the threshold voltage V_{thm} of the matching thin film transistor is the same as the threshold voltage V_{thd} of the driving transistor DTFT.

[0117] It should understand that, the above are only exemplary embodiments of the disclosed present invention, but the scope sought for protection is not limited thereto. Instead, it should be appreciated for those skilled in the art that many modifications, variants or equivalents can be made without departing from the spirits and the scope as defined by the attached claims, and all of them would fall into the protection scope of the present invention.

1. A pixel unit driving circuit for driving an OLED, comprising a driving thin film transistor, a matching thin film transistor, a signal-erasing thin film transistor, a charging control unit, a driving control unit and a storage capacitor, wherein:

a gate of the driving thin film transistor is connected with a first end of the storage capacitor and is connected with a low level output terminal of a driving power supply via the charging control unit, a source thereof is connected with the first level output terminal of the driving power supply, and a drain thereof is connected with a first electrode of the OLED;

a gate and a second electrode of the matching thin film transistor are connected with a data line via the charging control unit, and a third electrode thereof is connected with a second end of the storage capacitor;

a gate and a second electrode of the signal-erasing thin film transistor are connected with the second end of the storage capacitor, a third electrode of the signal-erasing thin film transistor is connected with the gate and the second electrode of the matching thin film transistor, and is connected with the data line via the charging control unit; and

the second end of the storage capacitor is connected with a second level output terminal of the driving power supply via the driving control unit.

2. The pixel unit driving circuit of claim 1, wherein the charging control unit comprises a first thin film transistor and a second thin film transistor, and the driving control unit comprises a third thin film transistor;

the gate and the second electrode of the matching thin film transistor, the third electrode of the signal-erasing thin film transistor are connected with the data line via the first thin film transistor;

the gate of the driving thin film transistor is connected with the first level output terminal of the driving power supply via the second thin film transistor; and

the second end of the storage capacitor is connected with the second level output terminal of the driving power supply via the third thin film transistor.

3. The pixel unit driving circuit of claim 2, wherein

a gate of the first thin film transistor is connected with a first control line, and a second electrode thereof is connected with the data line;

a third electrode of the first thin film transistor is connected with the gate and the second electrode of the matching thin film transistor, and the third electrode of the signal-erasing thin film transistor, respectively;

a gate of the second thin film transistor is connected with the first control line, a source thereof is connected with the first level output terminal of the driving power supply, and a drain thereof is connected with the gate of the driving thin film transistor;

a gate of the third thin film transistor is connected with a second control line, a source thereof is connected with the second end of the storage capacitor, and a drain thereof is connected with the second level output terminal of the driving power supply.

4. A pixel unit driving method, applied to the pixel unit driving circuit of claim 13, comprising the steps of:

controlling the charging control unit so that the signal-erasing thin film transistor is turned on and the storage capacitor discharges the data line through the signal-erasing thin film transistor until a voltage at the second end of the storage capacitor drops so as to turn off the signal-erasing thin film transistor, and controlling the charging control unit so that the gate of the driving thin film transistor is pulled-down to a voltage (VSS) output from the low level output terminal of the driving power supply;

controlling the charging control unit, so that the matching thin film transistor is turned on and a data voltage (Vdata) output from the data line charges the storage capacitor until the voltage at the second end of the storage capacitor rises to be equal to a voltage difference (Vdata-Vthm) between the data voltage and a threshold voltage of the matching thin film transistor; and

controlling the driving control unit so that the voltage at the second end of the storage capacitor is pulled-up to a voltage (VDD) output from the high level output terminal of the driving power supply, and controlling the charging control unit so that the gate of the driving thin film transistor is in a float state so as to turn on the driving thin film transistor.

5. (canceled)

6. (canceled)

7. (canceled)

8. (canceled)

9. (canceled)

10. A pixel unit driving method applied to the pixel unit driving circuit of claim 16, comprising the steps of:

controlling the charging control unit so that the signal-erasing thin film transistor is turned on and the data line charges the storage capacitor through the signal-erasing thin film transistor until a voltage at the second end of the storage capacitor rises so as to turn off the signal-erasing thin film transistor, and controlling the charging control unit so that the gate of the driving thin film transistor is pulled-up to a voltage (VDD) output from the high level output terminal of the driving power supply;

controlling the charging control unit, so that the matching thin film transistor is turned on and the storage capacitor discharges the data line through the matching thin film transistor until the voltage at the second end of the storage capacitor drops to be equal to a voltage sum (Vdata+|Vthm|) of the data voltage output from the data line and a threshold voltage of the matching thin film transistor; and

controlling the driving control unit so that the voltage at the second end of the storage capacitor is pulled-down to a voltage (VSS) output from the low level output terminal of the driving power supply, and controlling the charging control unit so that the gate of the driving thin film transistor is in a float state so as to turn on the driving thin film transistor.

11. (canceled)

12. (canceled)

13. The pixel unit driving circuit of claim 3, wherein the driving thin film transistor, the matching thin film transistor and the signal-erasing thin film transistor are n-type TFTs, the first level output terminal of the driving power supply is a low level output terminal, the second level output terminal thereof is a high level output terminal, the first electrode of the OLED is a cathode thereof, and the second electrodes of the matching thin film transistor and the signal-erasing thin film transistor are drains thereof respectively, and third electrodes of the matching thin film transistor and the signal-erasing thin film transistor are sources thereof respectively.

14. The pixel unit driving circuit of claim 3, wherein the driving thin film transistor, the matching thin film transistor and the signal-erasing thin film transistor are p-type TFTs, the first level output terminal of the driving power supply is a high level output terminal, the second level output terminal thereof is a low level output terminal, the first electrode of the OLED is an anode thereof, and the second electrodes of the matching thin film transistor and the signal-erasing thin film transistor are sources thereof respectively, and third electrodes of the matching thin film transistor and the signal-erasing thin film transistor are drains thereof respectively.

15. The pixel unit driving circuit of claim 13, wherein the first thin film transistor, the second thin film transistor and the third thin film transistor are n-type TFTs, and the second electrode of the first thin film transistor is a drain thereof, and the third electrode of the first thin film transistor is a source thereof.

16. The pixel unit driving circuit of claim 14, wherein the first thin film transistor, the second thin film transistor and the third thin film transistor are p-type TFTs, and the second electrode of the first thin film transistor is a source thereof, and the third electrode of the first thin film transistor is a drain thereof

* * * * *

专利名称(译)	像素单元驱动电路及其方法，像素单元和显示装置		
公开(公告)号	US20140055325A1	公开(公告)日	2014-02-27
申请号	US13/993637	申请日	2012-12-06
[标]申请(专利权)人(译)	成都京东方光电科技有限公司 京东方科技集团股份有限公司		
申请(专利权)人(译)	CHEGDU京东方光电科技有限公司. 京东方科技集团股份有限公司.		
当前申请(专利权)人(译)	CHEGDU京东方光电科技有限公司. 京东方科技集团股份有限公司.		
[标]发明人	QI XIAOJING QING HAIGANG LI TIANMA		
发明人	QI, XIAOJING QING, HAIGANG LI, TIANMA		
IPC分类号	G09G3/32 H05B33/08		
CPC分类号	H05B33/0896 G09G3/3258 G09G3/3233 G09G2300/0819 G09G2300/0842 G09G2310/0262 G09G2320/0233 G09G2320/043 G09G2310/0251 H05B45/60		
优先权	201210041261.9 2012-02-21 CN		
其他公开文献	US9355595		
外部链接	Espacenet USPTO		

摘要(译)

像素单元驱动电路及其方法，像素单元和显示装置可以改善OLED面板的亮度均匀性。像素单元驱动电路包括驱动薄膜晶体管（DTFT），匹配薄膜晶体管（MTFT），信号擦除薄膜晶体管（ETFT），充电控制单元（31），驱动控制单元（32）和存储电容器（Cs）。驱动薄膜晶体管（DTFT）的栅极与存储电容器（Cs）的第一端连接，并通过充电控制单元（32）与驱动电源（VDD）连接，其源极与其连接。驱动电源（VSS），其漏极与OLED连接。信号擦除薄膜晶体管（ETFT）的栅极和漏极与存储电容器（Cs）的第二端连接，信号擦除薄膜晶体管（ETFT）的源极与栅极和漏极连接。匹配薄膜晶体管的一部分，并通过充电控制单元（31）与数据线连接。匹配薄膜晶体管（MTFT）的源极与存储电容器（Cs）的第二端连接。

